QQ
3 7 63 1515 0
• IC Pin Function Description
DMB08 BOARD IC206 ZIVA5X-C2F (DVD SYSTEM PROCESSOR)
Pin No.
Pin Name
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
TE
L 13942296513
21
22
23
HDTACK
24
25
WEH.UDS
26
WEL.LDS
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
www
42
43
44
.
45
46
47
http://www.xiaoyu163.com
I/O
VDDP
—
Power supply terminal (+3.3V) (I/O signal)
HA1
I/O
Address bus
HD15
I/O
Data bus (address signal multiplexed)
HD14
I/O
Data bus (address signal multiplexed)
HD13
I/O
Data bus (address signal multiplexed)
HD12
I/O
Data bus (address signal multiplexed)
HD11
I/O
Data bus (address signal multiplexed)
HD10
I/O
Data bus (address signal multiplexed)
HD9
I/O
Data bus (address signal multiplexed)
HD8
I/O
Data bus (address signal multiplexed)
HD7
I/O
Data bus (address signal multiplexed)
VDDP
—
Power supply terminal (+3.3V) (I/O signal)
GNDP
—
Ground terminal (I/O signal)
HD6
I/O
Data bus (address signal multiplexed)
HD5
I/O
Data bus (address signal multiplexed)
HD4
I/O
Data bus (address signal multiplexed)
HD3
I/O
Data bus (address signal multiplexed)
HD2
I/O
Data bus (address signal multiplexed)
HD1
I/O
Data bus (address signal multiplexed)
VDDP
—
Power supply terminal (+3.3V) (I/O signal)
GNDP
—
Ground terminal (I/O signal)
HD0
I/O
Data bus (address signal multiplexed)
I/O
Acknowledge signal input/output for host data transfer (not used)
HIRQ0
I
Interrupt signal input for Medusa (not used)
I/O
Host upper data strobe signal output
I/O
Host lower data strobe signal output (not used)
HREAD
I/O
Read/write strobe signal output
GPIO0
I/O
Jig detection port (pull-up)
GND
—
Ground terminal (inside core)
VDD
—
Power supply terminal (+1.8V) (inside core)
GND25
—
Ground terminal (SDRAM I/O signal)
VDD25
—
Power supply terminal (+3.3V) (SDRAM I/O signal)
MA9
O
SDRAM address bus
MA8
O
SDRAM address bus
MA7
O
SDRAM address bus
MA6
O
SDRAM address bus
MA5
O
SDRAM address bus
MA4
O
SDRAM address bus
MA3
O
SDRAM address bus
MA2
O
SDRAM address bus
MA1
O
SDRAM address bus
MA0
O
SDRAM address bus
GND25
—
Ground terminal (SDRAM I/O signal)
x
ao
y
VDD25
—
Power supply terminal (+3.3V) (SDRAM I/O signal)
i
MA10
O
SDRAM address bus
MA11
O
SDRAM address bus
BA1
O
SDRAM bank select 1 signal output
http://www.xiaoyu163.com
8
Q Q
3
6 7
1 3
u163
.
2 9
9 4
2 8
Description
1 5
0 5
8
2 9
9 4
m
co
HCD-SR4W
9 9
2 8
9 9
81