Table of Contents
Advertisement
HST-471
4-11.IC BLOCK DIAGRAMS
IC302
LC7822
IC310
LC7824
1
30
1
IN
2
29
IN
IN
2
28
3
3
OUT
4
27
OUT
OUT
4
5
26
5
IN
6
25
IN
IN
6
7
24
7
OUT
8
23
OUT
OUT
8
22
9
9
IN IN
IN
IN
10
21
10
OUT
11
20
OUT
OUT
11
LEVEL SHIFT
12
19
VDD
VEE
12
VEE
CE
13
LATCH
18
RESET
CE
13
DI
14
17
S
DI
14
SHIFT RESISTOR
16
VSS
CL
15
CL
15
IC304
LV1016
24
23
22
21
20
19
18
17
16
15
ADM
VDD
ADM-CONT
SRAM
+
+
L+DELAY
R+DELAY
A
B
OUT-FILTER
–
IN-FILTER
(7k/5k)
(40kHz)
L–R
+
L+R
(–6dB)
B-NR
DEC
2
3
5
6
7
9
10
1
4
8
IC332
LB1641
T.S.D
O.C.P
MOTOR
MOTOR
DRIVE
DRIVE
FWD/REV/STOP
CONTROL LOGIC
1
2
3
4
5
6
7
8
9
10
— 36 —
IC303
LA2786
BPF1
1
NOISE
BPF2
2
FILTER
30
IN
29
VREF
3
V REF
28
27
OUT
S-CH DC OUT
4
26
C-CH DC OUT
5
25
IN
L-CH DC OUT
6
R-CH DC OUT
7
24
VREF
8
23
OUT
L-IN
9
22
IN IN
21
R-IN
10
20
OUT
LEVEL SHIFT
19
VDD
V
SS
11
LATCH
18
RESET
17
S
SHIFT RESISTOR
16
VSS
14
13
L-BPF1
12
L-BPF2
13
L-BPF3
14
15
DC CUT
INV-PHASE
DC CUT
16
R RECT
17
L RECT
18
VOL/MUTE
VLR-TH
19
DC-OUT
VLR-1
20
S-TRIM
VLR-2
21
IC305, IC306
TDA7315
DIG
OUT
SCL
SDA
GND
LEFT
11
12
20
19
18
VOL/LOUD
SERIAL BUS DECODER/LATCH
VOL/LOUD
SUPPLY
1
2
3
IN (R)
VS
A GND
TREBLE
LPF
NOISE
CH
42
CLK
NOISE
GENERATOR
41
DATA
BALANCE
40
ENABLE
CONTROL
DIVIDER
OSC
39
OSC1
VR
CONTROL
38
V
CC
VR
37
L-OUT
VR
36
R-OUT
S-OUT
VCA
VCA
35
VCA
VCA
34
C-OUT
VCA
VCA
33
CMODE-CAP.
32
C-TRIM DC CUT
VCA
VCA
LPF
31
R-BPF1
LPF
30
R-BPF2
29
R-BPF3
–
+
RECT
RECT
RECT
RECT
28
DC CUT
27
DC CUT
26
L-R RECT
25
L+R RECT
24
VCS-TH
LOG
LOG
23
VCS-1
DIFF
DIFF
22
VCS-2
OUT
B OUT
B IN
B OUT
B IN
RIGHT
(R)
(R)
(L)
(L)
L
17
16
15
14
13
12
11
SPEAKER
BASS
TREBLE
ATT
SPEAKER
BASS
TREBLE
ATT
4
5
6
7
8
9
10
TREBLE
R
LOUD
N.C
LOUD
N.C
(L)
(R)
(R)
(L)
— 37 —
4-12. IC PIN FUNCTION
• IC701 SYSTEM CONTROL (µPD780204GF-024-3A)
Pin No.
I/O
Description
Pin Name
1
Vdd
—
5V
2
ST MUTE
O
TUNER MUTE, H: ON.
3
ST STEREO
I
TUNER STEREO
4
ST TUNED
I
TUNER TUNED, L: TUNING.
5
ST CF
O
TUNER PLL latch (LC72130).
6
ST DI
I
TUNER PLL data in (LC72130).
7
ST DO
O
TUNER PLL data out (LC72130).
8
ST CLK
O
TUNER PLL clock (LC72130).
9
TC LINE MUTE
O
TC line mute, H: ON.
10
RESET
I
Reset signal input
11
X2
O
X' tal (5MHz)
12
X1
I
X' tal (5MHz)
13
1C
—
Ground
14
XT2
—
OPEN.
15
VOLUME B
I
Encoder input B.
16
Vdd
—
5V
17
VOLUME A
I
Encoder input A.
18
TA CLK
O
FUNCTION/PRO-LOGIC/DELAY/SW clock.
19
TA DATA
O
FUNCTION/PRO-LOGIC/DELAY/SW data out.
20
FUNC CE
O
FUNCTION (LC72130) latch.
21
PROG/DELAY CE
O
PROG (LA2786)/DELAY (LV1016) latch.
22
SW CE
O
S. WOOFER (LC7824) latch.
23
TC B TRG
O
Trigger motor control.
24
TC A TRG
O
Trigger motor control.
25
AVss
—
Ground
26
B HALF
I
B DECK half input.
27
A SHUT
I
A DECK reel pulse input.
28
B SHUT
I
B DECK reel pulse input.
29
KEY 4
I
Key input.
30
KEY 3
I
Key input.
31
KEY 2
I
Key input.
32
KEY 1
I
Key input.
33
MODE
I
Destination model identification input, H: E model.
34
AVdd
—
5V.
35
AVdd
—
5V.
36
IC MUTE
O
IC MUTE, L: ON.
37
TC REC/PB/PASS
O
TC REC/PB/PASS output. (HA12203NT).
38
POWER SENSE
I
POWER ON/OFF, H: ON.
39
SIRCS
I
SIRCS input.
40
Vss
—
Ground
41
SCL
O
Volume IC (TDA7315) clock.
42
SDA 2
I/O
Volume IC (TDA7315) data. (REAR/CENTER).
43
SDA 1
I/O
Volume IC (TDA7315) data. (BASS/TRE).
44
FRONT - RY
O
FRONT RELAY, H: ON.
45
SUR - RY/BRIDGE - RY
O
SURROUND/BRIDGE RELAY, H: ON.
46
Vdd
—
5V.
47
H.P - RY
O
HEAD PHONE RELAY, H: ON.
48
S.W MUTE LED
O
S. WOOFER MUTE LED ON/OFF, H: ON.
49
PROG LED
O
PRO-LOGIC LED, H: ON.
50
LINE MUTE
O
LINE MUTE, L: ON.
— 38 —
Hide quick links:
Advertisement
Table of Contents
